ABSTRACT

We detail a field-programmable gate array (FPGA) based implementation of linear programming (LP) decoding. LP decoding frames error correction as an optimization problem. This is in contrast to variants of belief propagation (BP) that view error correction as a problem of graphical inference. LP decoding, when implemented with standard LP solvers, does not easily scale to the blocklengths of modern error-correction codes. This is the main challenge we surmount in this paper. In earlier work we demonstrated how to draw on decomposition methods from optimization theory to build an LP decoding solver competitive with BP, in terms of both performance and speed, but only in double-precision floating point. In this paper we translate the novel computational primitives of our new LP decoding technique into fixed-point. Using our FPGA implementation, we demonstrate that error-rate performance very close to double-precision is possible with 10-bit fixed-point messages.

Index Terms— Linear programming decoding, alternating direction method of multipliers, field-programmable gate arrays, low-density parity-check codes, lowering error floors

1. INTRODUCTION AND BACKGROUND

In the early 2000’s, Feldman et al. [1, 2] realized that maximum likelihood (ML) decoding of a binary linear code \( C \) is accomplished by the integer program \( \min_{x \in \mathbb{C}^n} \gamma^T x \) where \( \gamma \) is the length-\( n \) vector of log-likelihood ratios (LLR) defined component-wise by \( \gamma_i = \log \left( \frac{p(y_i|x_i=1)}{p(y_i|x_i=0)} \right) \) where \( y_i \) is the \( i \)-th channel output symbol. By applying the “parity polytope” relaxation to the code’s check constraints, one obtains a linear program (LP). For a regular low-density parity-check (LDPC) code of check degree \( d \), the vector of variables neighboring a check must be an even-weight binary vector. In the relaxation, neighboring variables can be some convex combination of even-weight binary vectors. The convex hull of even-weight binary vectors is called the parity polytope, denoted \( PP_d \). In this paper, we assume \((t, d)\)-regular codes for notational simplicity and space. However, this work is easily generalized to irregular codes [3].

LP decoding generated much excitement, but standard LP solvers do not scale to the blocklengths of modern error-correcting codes. A number of attempts to build low-complexity LP decoders followed, either through “softening” [4, 5] or solving a sequence of simpler LPs [6]. Barman et al. developed an application-specific LP decoder that is computationally competitive with BP and has the same message-passing schedule as BP [7]. The LP decoding problem was solved in [7] by applying the alternating direction method of multipliers (ADMM), a decomposition technique from large-scale optimization [8], which further enabled the study of LP decoding performance for long blocklengths. It was then observed empirically, and later confirmed theoretically, that LP decoders outperform BP in the high-SNR regime [7, 9, 10].

To improve ADMM-LP decoding further, Liu and Draper augmented the linear objective with a penalty term designed to discourage fractional solutions or “pseudocodewords” [11]. Additionally, centering ADMM-LP about the origin via a simple variable substitution removes some asymmetries [3]. We let \( x_{N_j} \) be the length-\( d \) vector containing the components of \( x \) connected check \( j \). Then the centered and \( \ell_1 \)-penalized ADMM-LP optimization problem is

\[
\min \gamma^T x - \alpha \|x\|_1 \\
\text{subject to } z_j = x_{N_j} \text{ and } z_j \in PP_d, \quad j = 1, \ldots, m \\
x \in \left[ -\frac{1}{2}, \frac{1}{2} \right]^n
\]

where \( \alpha > 0 \) is the penalty parameter. Because of the centering transformation, (1) uses the centered parity polytope \( PP_d \), obtained by subtracting the all-\( \frac{1}{2} \) vector from every point in \( PP_d \). The \( z_j \)'s are replica variable vectors used to enforce the parity polytope constraints in check updates. An important difference from BP is that ADMM-LP’s check updates maintain an internal state. These states are dual variables that softly enforce the \( z_j = x_{N_j} \) constraints.

There has been interest in moving ADMM-LP toward a hardware implementation. Several groups have made progress in creating an efficient algorithm for performing Euclidean projection onto the parity polytope [12, 13, 14], the main computational primitive of ADMM-LP decoding. In particular, Wasson and Draper investigated mapping this operation to hardware [14]. Additionally, several implementation papers have considered ADMM-LP decoding. Debabi et al. investigated how to more efficiently schedule messages and developed a multicore implementation [15, 16]. Jiao et al. modified the penalization scheme to better error-rate performance [17]. Finally, Wei et al. implemented ADMM-LP avoiding parity polytope projection when possible [18].

While useful investigations, these studies do not demonstrate whether or not ADMM-LP decoding is viable in hardware. In this paper, we present an FPGA-based ADMM-LP decoder implementation. Through our RTL Verilog implementation, we show that frame error rate (FER) performance very close to double-precision BP and ADMM-LP is possible with a fixed-point hardware implementation. Additionally, we analyze resource usage. While our implementation can be synthesized for many codes [3], due to space constraints we focus on an ensemble of length-1002 \((3, 6)\)-regular Quasi-Cyclic (QC) LDPC codes.
2. IMPLEMENTATION

2.1. Decoder

Our goal is to develop a hardware proof-of-concept that can be used to study the error-correction performance of ADMM-LP. An FPGA-based platform provides a re-programmable and cost-effective solution. Given that ADMM-LP has the same message-passing structure as BP, we can draw upon existing hardware architectures. We implement a partially-parallel architecture to increase simulation speed, while adhering to a fixed resource constraints of an FPGA [19].

A central challenge in implementing hardware-based decoders is the scalability of the message-passing network. The network requires resource-intensive wiring and memory interconnect resources to pass messages between check node (CN) and variable node (VN) processing units. We restrict ourselves to QC codes [20, 21] in order to simplify message routing and message interfacing. QC codes have parity-check matrices formed by tilings of \( p \times p \) circulant matrices. The tilings naturally divide the parity-check matrix into \( s = \frac{m}{p} \) "proto" columns and \( r = \frac{s}{p} \) proto-rows.

The partially-parallel architecture combined with the QC code restriction allows us to minimize FPGA routing complexity by implementing the message-passing network with regularly-distributed FPGA block RAMs. Figure 1 presents an overview of our partially-parallel architecture. The architecture is comprised of multiple memory types to store LLRs, intermediate messages, and output codewords, as well as pipelined CN and VN processing units. The LLR and codeword estimate memories consist of \( s \) depth-\( p \) RAMs. The VN-to-CN message, CN-to-VN message, and check state memories each have a depth-\( p \) RAM for each circulant matrix in the code’s parity check matrix. Multiple RAMs are used in each memory to facilitate simultaneous reads or writes from all VNs or CNs. In our implementation, VN and CN execution alternates until a maximum number of iterations is reached, without early termination. VNs and CNs are pipelined such that a VN or CN computation can start every clock cycle.

The LLRs, codeword estimates, and messages passed between VNs and CNs are signed fixed-point numbers implemented in the Q format [22]. Through experimentation, we found that 10-bit internal messages and 8-bit LLRs are required to obtain FER performance close to double-precision implementations [3]. Experimentation also showed that maximizing the number of LLR fraction bits provides the best FER performance [3]. This results in Q0.7 LLRs. As we will see, VN-to-CN messages and codeword estimates are guaranteed to be between \( -\frac{1}{2} \) and \( \frac{1}{2} \). Therefore, Q0.9 VN-to-CN messages and Q0.7 codeword estimates are used. CN-to-VN messages and check state values are implemented with Q2.7 since additional dynamic range is required to override LLRs in the VN addition computation.

2.2. Variable Node Compute Module

Figure 2 illustrates the architecture and execution of a VN. The LLR \( \gamma_i \) is first subtracted from the addition of all incoming CN-to-VN messages. To avoid overflow, we use a Q4.7 adder tree output, which is then penalized by adding \( \alpha, 0 \), or \( -\alpha \) based on the selection of a 3-to-1 multiplexer. Penalization pushes variable estimates farther in the direction of their current belief, thus discouraging pseudocodewords. Another integer bit is added here to avoid overflow. Note that the \( \alpha \) in Fig. 2 is a normalized version of the \( \alpha \) in (1). See [3] for the full algorithm derivation and discussion.

The next VN step is to normalize the penalized sum by the variable degree \( t \). Division by \( t \) is performed by finding its reciprocal during synthesis and executing the normalization using a multiplier. A hard-wired DSP block is used to perform the multiplication unless \( t \) is a power of 2. To form the new variable estimate \( x_i \), the above normalization must be projected onto the centered unit interval, which guarantees that the estimate is between \( -\frac{1}{2} \) and \( \frac{1}{2} \). Therefore a Q0.9 format is used. To form the variable estimate, it is crucial to round when discarding excess fraction bits, rather than truncate, since the downward bias of truncation results in different FER performance among codewords. The new variable estimate \( x_i \) is sent to all connected checks. This is in contrast to BP, where a different message is sent to each connected check.

The adder tree is the most resource intensive VN component, and scales as \( O(t) \) in area and \( O(\log t) \) in delay.

2.3. Check Node Compute Module

Figure 3 illustrates the architecture and execution of a CN. Execution starts by performing a length-\( d \) vector addition with the check state vector and VN-to-CN messages \( x_{N_j} \). An extra integer bit is added to each component to prevent overflow.

The output of the vector addition is fed into the parity polytope projection module, which produces a new value for the variable replica vector \( z_j \). The components of \( z_j \) are guaranteed to be between \( -\frac{1}{2} \) and \( \frac{1}{2} \), hence a Q0.12 format is used. At convergence, \( z_j \) will be equal to the incoming vector of VN-to-CN messages.

New check state and CN-to-VN messages are computed in parallel using vector additions from the parity polytope projection input and output. Pipeline registers store the parity polytope projection input while the projection is computed, and CN outputs are also rounded to avoid codeword bias.
Parity polytope projection dominates CN resource utilization with $O(d(\log d)^2)$ area scaling (primarily from the storage of intermediate values), and $O((\log d)^2)$ delay scaling.

### 2.4. Parity Polytope Projection

Our method for computing the Euclidean projection of a vector onto $\mathsf{PP}_d$ is depicted in Fig. 4. This method creates a projection onto the shell of $\mathsf{PP}_d$ and a projection onto the centered hypercube [14, 3]. If the unit hypercube projection is within the parity polytope, then that projection is chosen as the module output. Otherwise, the parity polytope shell projection is used. This 2-step procedure is followed because an efficient general parity polytope membership test is not known. However, with the assumption of unit hypercube membership, parity polytope membership is easily tested.

![Fig. 4: Parity polytope projection. N.B., the computation block for facet identification in the upper figure is presented in the dotted box.](image)

Projecting onto the shell of $\mathsf{PP}_d$ is accomplished via a projection onto the centered probability simplex $S_d^c$. $S_d^c$ is created by subtracting the all-$\frac{1}{d}$ vector from every point in the $d$-dimensional probability simplex. First, the relevant parity polytope facet is identified by checking the sign of each input vector component. Next, a similarity transform is performed to align the identified facet with $S_d^c$, followed by the simplex projection. Finally, the transform is inverted to obtain the projection onto the shell of $\mathsf{PP}_d$. The unit hypercube projection is implemented by component-wise saturation at $-\frac{1}{2}$ and $\frac{1}{2}$.

The parity polytope membership test takes the transformed input, projects it onto the unit hypercube, and determines which side of $S_d^c$ this point lies on. Alternatively, one could transform the input’s unit hypercube projection and test which side of $S_d^c$ it lies on.

Simplex projection is most resource intensive, scaling in area as $O(d(\log d)^2)$ and $O((\log d)^2)$ in delay. Again, storage of intermediate values in pipeline registers has a large impact on area usage.

### 2.5. Simplex Projection

Figure 5 presents our implementation of the probability simplex projection method developed by Duchi et al. [23] and modified as in [3] to project a point onto $S_d$. The basic premise is to shift the point to be projected along the all-1 vector, and then to clip (saturate) components at a lower bound. The shift along the all-1 vector follows from geometry: we minimize the Euclidean norm and the all-1 vector is orthogonal to the simplex.

![Fig. 5: Simplex projection.](image)

This projection starts by sorting the input vector into descending order. Sorting networks, described in [24], accomplish sorting in hardware. Specifically, delay optimal networks from [24] are used for $d \leq 16$. Batchter’s general merge sort construction can be used for larger dimensions [25, 14, 3].

Next, a prefix sum operation is performed using Ladner and Fischer’s minimum delay construction [26]. Normalization by the number of sorted vector components in each prefix sum component follows. Similar to VNs, this is accomplished with multiplication.

The result of the normalization is a set of possible shift values to be subtracted from the input vector. The final shift value is chosen as the largest indexed component that is greater than the corresponding component in the sorted vector. Comparison operations produce a vector indicating which components satisfy this condition. The indicator vector is then fed into a priority encoder to produce a one-hot vector identifying the shift value we want. The shift is then subtracted from all components of the input vector, and vector components are clipped at $-\frac{1}{2}$ if necessary.

Batchter’s sorting method has $O(d(\log d)^2)$ area scaling and $O((\log d)^2)$ delay scaling. As before, storage of intermediate values in pipeline registers has a large effect on area usage.

### 3. RESULTS

We perform experiments on an ensemble of five [1002, 503] QC-LDPC codes created by randomly generating “base” matrix [21] values while ensuring a minimum girth of six, using methods from [27]. An example $3 \times 6$ base matrix for one of these codes is $\begin{bmatrix} 115 & 13 & 25 & 166 & 17 & 129; 124 & 38 & 137 & 13 & 160 & 136; 75 & 152 & 89 & 73 & 0 & 145 \end{bmatrix}$.

Channel simulation was performed on the FPGA using a Gaussian random number generator [28]. The channel output must be saturated to produce LLRs in the decoder’s input range. We found the optimal saturation value to be the channel input symbol magnitude (usually $\pm 1$ for BI-AWGN model) plus one standard deviation of channel noise [3]. In all simulations, we set a maximum of 60 iterations. All data points correspond to 100 frame errors per code.

Figure 6 shows the FER performance averaged across all codes. Double-precision results were generated with Liu’s code [29], also used in [7]. We can see that the fixed-point ADMM-LP implementation maintains performance close to the double-precision implementation. Furthermore, penalized ADMM-LP decoding has FER performance close to Butler and Siegel’s non-saturating BP implementation [30] without displaying an error floor.
Table 1 presents a comparison of our FPGA-based implementation of ADMM-LP decoding to a min-sum decoder for a QC-LDPC code with the same code rate and comparable block length, also implemented with a partially-parallel architecture. We synthesized and implemented our decoder on an Altera Stratix V (model 5SGXEA7N2F45C2) FPGA. Based on our FPGA resource results presented in Table 1, CNs account for 85% of all Adaptive Logic Module (ALM) usage, VNs for 6%, and memory modules for 8%. Power estimates from Altera's power analyzer tool based on gate-level simulation report a total decoder power consumption of 863mW, with 797mW of dynamic power and 66mW of static power. When considering power consumption, CNs account for 76%, VNs for 6%, and memories for 17%. Each degree-6 CN uses 4,046 ALMs, 3 DSP blocks, and is 47 pipeline stages deep. Each degree-3 VN uses 140 ALMs, 1 DSP block, and is 9 pipeline stages deep. Inside a CN, 89% of ALM consumption and 94% of power consumption is due to parity polytope projection. Simplex projection accounts for 52% of CN ALM usage and 56% of CN power consumption. Finally, sorting accounts for 21% of both CN ALM usage and power.

![Fig. 6: Code ensemble performance on the BI-AWGN channel.](image)

Table 1: FPGA-based LDPC decoder comparison

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Chandrasetty [31]</th>
<th>This Work</th>
</tr>
</thead>
<tbody>
<tr>
<td>2011</td>
<td>2016</td>
<td></td>
</tr>
<tr>
<td>Architecture</td>
<td>Min-Sum</td>
<td>ADMM-LP</td>
</tr>
<tr>
<td>Block Length</td>
<td>Partially parallel</td>
<td>Partially parallel</td>
</tr>
<tr>
<td>Code Design Rate</td>
<td>1/2</td>
<td>1/2</td>
</tr>
<tr>
<td>Code Structure</td>
<td>Quasi-cyclic</td>
<td>Quasi-cyclic</td>
</tr>
<tr>
<td>Number Iterations</td>
<td>10</td>
<td>60</td>
</tr>
<tr>
<td>BER Performance</td>
<td>$1 \times 10^{-5}$ at 3dB</td>
<td>$2 \times 10^{-5}$ at 3dB *</td>
</tr>
<tr>
<td>Target FPGA</td>
<td>Xilinx Virtex 2</td>
<td>Altera Stratix V</td>
</tr>
<tr>
<td>Message Width (Bits)</td>
<td>4</td>
<td>LRR: 8</td>
</tr>
<tr>
<td>Early Termination</td>
<td>No</td>
<td>Internal: 10</td>
</tr>
<tr>
<td>Throughput (Mb/s)</td>
<td>64</td>
<td>224</td>
</tr>
<tr>
<td>Clock Freq. (MHz)</td>
<td>50</td>
<td>8.52</td>
</tr>
<tr>
<td>Throughput Per Iter. (Mb/s/Iter)</td>
<td>5</td>
<td>0.142</td>
</tr>
<tr>
<td>Latency / Iter. (µs)</td>
<td>2.30</td>
<td>1.96</td>
</tr>
<tr>
<td>Power Est. (mW)</td>
<td>322</td>
<td>863</td>
</tr>
<tr>
<td>Logic Resources</td>
<td>2778 Slices</td>
<td>14315 ALMs</td>
</tr>
<tr>
<td>Memory (Kbits)</td>
<td>19.5 (29 BRAMs)</td>
<td>106.2 (47 BRAMs)</td>
</tr>
<tr>
<td>DSP Blocks</td>
<td>N/A</td>
<td>15</td>
</tr>
</tbody>
</table>

* N.B., the bit error rate (BER) presented here corresponds to that achieved by fixed-point penalized ADMM-LP, the FER of which is plotted in Fig. 6.

A second set of directions are hardware-centric. Numerous interesting challenges yet remain in the design of a hardware-efficient implementation of ADMM-LP. For example, it is not obvious how to implement a CN or a VN unit that can handle multiple node degrees. We believe that this problem can be solved through innovative hardware sharing or algorithmic generalization. As a second example, ADMM-LP also provides an opportunity for simplifying message-passing networks; especially when considering a fully-parallel architecture. This is because the same message is sent from each variable to all connected checks. Such message broadcasting can perhaps be exploited to reduce interconnect complexity. Finally, this study is a first step en-route to the development of a fully custom, in-silicon, application specific integrated circuit (ASIC). An ASIC would allow for high-performance, power-optimized register files and customized message passing resources that would yield significant performance improvements not possible in FPGA realizations.

Referring to Table 1, we point out that while our normalized throughput per iteration is $35 \times$ lower than that of the min-sum decoder of [31], our ADMM-LP decoder achieves a bit-error rate (BER) nearly $100 \times$ better. This is the crux of the matter. If one is concerned with applications where excellent performance in the high-SNR regime is required, a regime where algorithms such as min-sum or sum-product encounter error-floor problems, then ADMM-LP should be an algorithm of great interest. Our current implementation is already outperforming min-sum with less than an order of magnitude difference in the number of FPGA resources required. Further development, and innovation, could turn ADMM-LP into the algorithm of choice in such regimes of operation.
5. REFERENCES


