STATISTICS GATHERING CONVERTERS: SYSTEM LEVEL METRICS, SIMULATED PERFORMANCE, AND PROCESS VARIATION ROBUSTNESS

Andrew J. Bean and Andrew C. Singer*

Department of Electrical and Computer Engineering
University of Illinois at Urbana-Champaign
Urbana, IL 61801, USA
Email: {ajbean, acsinger}@illinois.edu

ABSTRACT

Analog to digital conversion is often a critical component of a digital communication link. However, the designs of typical architectures for analog to digital converters (ADCs) are focused primarily on signal reconstruction rather than gathering information for the reliable detection of symbols sent through a channel. Therefore, we consider new architectures for statistics gathering converters (SGCs), and demonstrate that these architectures achieve good communication performance while removing the artificial constraints imposed by the typical ADC design metrics.

In this paper, we extend previous work on system level metrics for statistics gathering converters (SGCs). For the particular case of the delay-line based SGC, we demonstrate two important facts. First, we consider the comparison between the performance indicated by system level metrics (BER and LMMSE) with the results of a simulated communication scenario utilizing a low complexity least mean squares equalizer. Simulations demonstrate that the system level metrics are an accurate representation of the realizable communication performance of a system using the converter in question, and that such performance can be nearly achieved by the delay-line SGC using a specially designed low complexity (LMS) equalizer that takes into account the particular structure of the SGC. Second, we demonstrate that the communication performance of the delay-line SGC is robust to significant levels of process variation, which manifest in random realizations of the values of the various SGC circuit elements. Notably, this is contrary to the strict requirements on process variation imposed by traditional metrics (SNDR, SFDR, THD) on conventional analog to digital converter designs.

Index Terms— ADC, LMMSE, BER, communication, system level metric

1. INTRODUCTION

Digital communication is the process of sending digital data, in the form of bits, from one location, the transmitter, to another, the receiver. Regardless of the origins of the data, the goal of the communication link is to reliably receive all of the data that was sent, or to do so with a bit error probability (BER) that is as small as possible. To achieve this task, the process of inserting redundancy into the data, in the form of forward error correction, converting the binary digital data into a waveform for transmission, and subsequent detection and estimation of the transmitted data is undertaken focusing on this system-relevant metric of performance, namely the bit error rate of the link. While the use of a system-relevant metric for link-level algorithm and architectural designs makes sense, many of the critical components in such designs including circuit and system components are often designed using waveform-centric metrics, such as signal to noise plus distortion ratio, or the total harmonic distortion [1], which consider distortion caused to a sinusoidal input, when the input is reconstructed from its acquired samples, in the case of an analog-to-digital converter.

Initial work using analog-to-digital converter (ADC)-based receivers for 100Gb/s wireline and optical transceivers leveraged the power of DSP-based back-ends making use of modest resolution ADCs [2, 3] for subsequent data detection. As rates scale and resolution becomes more challenging, digital calibration has been increasingly employed [4], again focusing on minimizing converter nonlinearities due to ladder offsets or gain and phase mismatches in time-interleaved ADCs [5]. Rather than calibrating the ADC to improve such waveform-centric metrics, [1] considered a flash converter structure in which the sampling and reconstruction levels for the ADC are adjusted to minimize the link BER, resulting in dramatically improved link BER performance for ISI-dominated links, in the low resolution regime typical for the 10Gb/s-100Gb/s range. The information-theoretic capacity (maximum achievable rate with vanishing error probability) of a digital communication link comprising an additive white Gaussian noise channel followed by a low-resolution quantizer was studied in [6–8], along with strategies for reducing converter resolution while maintaining link performance. In [9], the information-theoretic concept of mutual information (MI) was used to explore the relationship between sampling-phase and maximum achievable data rate through a time-interleaved ADC architecture, in which the relative timing phase between branches of the ADC may not be uniform. In this work, it was demonstrated that even though waveform-centric metrics, such as THD or SNDR, degrade when such sampling phases are non-uniform, the achievable rate of a communication link is relatively insensitive to, and can even improve, through the use of non-uniform sampling across the ADC. In [10], mutual information was used to guide the design of achievable-rate optimal nonuniform quantizers for communication links, again demonstrating that, while SNDR and THD would degrade, achievable rate optimal designs have markedly non-uniform comparator thresholds. In [11], we used mutual information, linear minimum mean square error, and bit error rate as system level metrics to evaluate the quality of delay-line based “statistics gathering converter,” in contrast with traditional ADCs, for communications applications.

One approach to simplifying the design of high-speed converter...
Finally, we provide simulation results and final remarks.}

The strict requirements on process variation imposed by traditional various SGC circuit elements. This is notably in stark contrast with

The organization of the paper is as follows: We review the system model specified in [11], which we briefly review in this section. For a more detailed description of our model, we refer the reader to [11].² We model the communication system as in Figure 2. This is a simple digital communication link with a pulse amplitude modulation (PAM) transmitter and a data converter front-end to the receiver. The sequence of transmitted symbols, \( x[n] \in \mathbb{R} \), is modulated onto the channel through the D/C converter, such that the transmitter output is

\[
x_1(t) = \sum_{i=-\infty}^{\infty} x[i] \tilde{p}(t - iT).
\]

Hence, we transmit at a rate of one symbol every \( T \) seconds, or \( 1/T \) symbols per second. Without loss of generality, the dispersive effects of the communication channel are lumped within the modulator pulse shape \( \tilde{p}(t) \). Additive channel noise is modeled by the zero mean wide sense stationary Gaussian process \( \nu_0(t) \). The signal \( x_2(t) = x_1(t) + \nu_0(t) \) is received by the converter at the front-end of the receiver.

For both the ADC and SGC front-ends, note that a finite input structure is to abandon the goal of analog-to-digital conversion altogether, and replace it with the true system-level goal of the analog front-end in a communication link; namely, to acquire statistics from the received signal waveforms that are sufficient for the problem of detecting the data that was transmitted. As in [11], rather than focusing on whether or not the waveform with all of its temporal properties are preserved by sampling, we focus on the development of a “Statistics Gathering Converter” or (SGC) whose primary role is to gather statistics for subsequent processing that will attempt to recover the transmitted data with low error probability.

Some of the challenges in the design of time-interleaved ADCs is maintaining constant gain and sampling phase across the branches, requiring considerable calibration and processing circuitry [2]. Similar challenges rise in flash architectures, maintaining uniformly increasing offsets across comparator ladders, while maintaining uniform gain and bandwidth characteristics, again, focusing calibration on waveform-centric metrics. However, for a digital communication link, valuable resources (such as power or chip area) might be better spent minimizing the overall link bit error rate, or maximizing the information capacity of the link.

Following up on our work on SGCs from [11], the goal of this paper is to continue moving away from ADCs, which have become the most power-hungry, sensitive component in the front-end of a communication link, due to their focusing on preserving irrelevant or unnecessary waveform-centric metrics. In their place, we will consider more general architectures that can be considerably less complex, require substantially lower power for operation, and be made less sensitive to circuit nonidealities, by focusing on simply preserving the information content of the gathered statistics, rather than maintaining waveform integrity. Specifically, we follow up the analytic evaluation of the delay-line SGC proposed in [11], shown in Figure 1, using extensive simulations to demonstrate two particular facts: First, that the system level metrics are an accurate representation of the realizable communication performance of a system using the converter in question, and that such performance can be nearly achieved by the delay-line SGC using a specially designed low complexity (LMS) equalizer that takes into account the particular structure of the SGC. And second, that the communication performance of the delay-line SGC is robust to significant levels of process variation, which manifest in random realizations of the values of the various SGC circuit elements. This is notably in stark contrast with the strict requirements on process variation imposed by traditional metrics (SNDR, SFDR, THD) on conventional analog to digital converter designs.

The organization of the paper is as follows: We review the system model in Section 2. We then review the system level metrics in Section 3. Finally, we provide simulation results and final remarks in Section 4.

²For a copy of [11], please refer to IEEE Xplore or email the authors.
Furthermore, each of these systems is linear as a whole from input block to the block of observations, which motivates us to derive a linear discrete time model for the systems, as follows:

\[ y(N) = A(N)x(N) + v(N), \]

where we explicitly denote the dependence on the input block size \( N \). We have that \( x(N) \) is a vector of all input symbols; \( y(N) \) is a vector of all output observations from the samplers; \( A(N) \) is a matrix representing the composite effects of the modulation pulse shape, the channel, and the front end; and \( v(N) \) is a composite noise term that includes both the noise introduced by the channel and the noise introduced within the front-end circuitry. Due to space limitations, we refer the reader to [11] for a detailed derivation of the particular form of \( A(N) \) and the statistical characterization of \( v(N) \).

3. SYSTEM LEVEL METRICS - REVIEW

In [11], we proposed three system level metrics for evaluating data converters (e.g. SGCs and ADCs) used in communication applications. These metrics are based on mutual information (MI), linear minimum mean square error (LMMSE), and bit error rate (BER). In our results, we compare measured simulated performance with the LMMSE and BER metrics, which we briefly review here.

The LMMSE metric is given by the following:

\[
D(A, v) = \lim_{N \to \infty} \frac{1}{N} \text{tr} \left( R_x(N) - R_{\hat{x}}(N) A^H(N) R_{v}^{-1}(N) A(N) R_{\hat{x}}(N) \right),
\]

where we have defined

\[
R_x(N) = A(N) R_{\hat{x}}(N) A^H(N) + R_v(N),
\]

and the notation \( \text{tr}(\cdot) \) indicates the matrix trace. The matrices \( R_{\hat{x}}(N) \), \( R_v(N) \), and \( R_{\hat{x}}(N) \) are the covariance matrices of the vectors \( \hat{x}(N) \), \( y(N) \), and \( v(N) \), respectively. We will define \( R_x(N) = I \), so it is noted that the expression may be simplified. This expression can be used for arbitrary zero mean unit variance IID input distributions.

The objective of design based on LMMSE would be to minimize the value of \( D(A, v) \). Note that this metric assumes a linear equalizer of unbounded complexity. In this work, we demonstrate that a low complexity equalizer, constructed to take advantage of the particular SGC’s structure, is sufficient to achieve the performance indicated by this metric.

The other metric we will use is bit error rate (BER), which will be denoted \( p_e(A, v) \). The assumption when we use this metric is that the input symbols \( x[n] \) chosen from the finite alphabet \( \{-1, +1\} \) with equal probability. Hence, we again have a zero mean unit variance input distribution. We define the BER as the average probability of detection error from the LMMSE estimate of the input symbols. Let \( Q(x) = \Pr[X > x] \), where \( X \) is a zero mean unit variance Gaussian random variable. Let \( \hat{x}(N) \) be the LMMSE estimate of \( x(N) \). Define \( H(N) = A(N) R_{\hat{x}}(N) \). Then we have that \( E[\hat{x}(N)|x(N)] = H(N) A(N) x(N) \) and \( R_{\hat{x}}(N) x(N) = H(N) R_{\hat{x}}(N) H(N)^H \). Finally, this gives us the BER metric as

\[
p_e(A, v) = \lim_{N \to \infty} \mathbb{E}[x(N)] \left[ \frac{1}{N} \sum_{i=1}^{N} Q \left( \frac{x[i] E[\hat{x}[i]|x(N)]}{\sigma(N)[i]} \right) \right],
\]

where \( (\sigma(N)[i])^2 \) are the diagonal elements of \( R_{\hat{x}}(N) \). The objective of design based on bit error rate would obviously be to minimize the value of \( p_e(A, v) \). Again, we demonstrate that a low complexity equalizer that takes advantage of the SGC’s structure is sufficient to achieve the performance indicated by this metric.

4. SIMULATION RESULTS

The particular communication system we will consider in this paper utilizes a delay-line SGC front-end architecture, and is shown in Figure 1. Here, we have a transmitter that generates the voltage signal \( x_1(t) \). This is connected to a channel consisting of an RC low pass filter with \( R_w C_w = 0.1 \) sec. The noise signal \( w_c(t) \) is added to the output of the channel to produce \( x_2(t) \), which is the input to the front-end. The front-end has an input buffer to isolate the dynamics of the passive delay-line from that of the channel. This buffer feeds a
chain of resistors, inductors, and capacitors. The nominal values for these components are chosen to be \( R_1 = R_2 = 0.01\Omega \), \( L = 0.7\text{H} \), and \( C = 1.0\text{F} \), such that the delay per section is approximately 1sec. This can be thought of as normalized time. An additional terminating resistor is at the end of the chain with \( R_{\text{end}} = 1.0\Omega \). For all of our simulations, the observations used for the recovery of the transmitted data come from sampling outputs \( y_1(t) \), \( y_2(t) \), and \( y_3(t) \). Then the full interleaved observation sequence is here), it will instead have a blockwise toeplitz structure. The width of the blocks composing \( A \) determine the number of separate estimation filters to maintain and adapt.

Figures 3 and 4 show how our system level metrics compare with the actual performance of a communication system utilizing either an SGC or ADC with postprocessing of the observations by appropriate low complexity equalizers. On the horizontal axis, we have the synchronization time of the samplers (both ADC and SGC), with the center of the eye being at odd integer times \( 2i + 1 \). The thick lines in both figures are for the SGC, thin for the ADC. The dashed lines are for the value of the system level metric achieved for the particular synchronization time, whereas the solid lines are for the measured MSE and BER of a communications utilizing the respective data converter with the appropriate equalization method. For measuring the MSE and BER of the SGC systems, we trained the length 11 specialized LMS equalizer with parameter \( \mu = 0.01 \) on 30000 symbols and measure the MSE and BER on 2e7 subsequent symbols. For ADC systems, we do the same, but with a standard LMS equalizer. The figures show that the measured performance achieved by systems with constrained complexity is quite similar to the theoretical performance indicated by the system level metrics. In particular, the system level metrics correctly indicate that a system utilizing an SGC has the potential to outperform one with an ADC. Furthermore, the system level metrics and the corresponding measured performance have the same qualitative characteristics.

In the next set of simulations, we show that the communications performance of the SGC front-end, when paired with the described low complexity adaptive equalizer, is still able to beat the performance of the ideal ADC under significant levels of deviation from the nominal circuit parameters. In particular, recall that we have four each of capacitors and inductors in the SGC with nominal values \( L = 0.7\text{H} \) and \( C = 1.0\text{F} \). We model process variation in the circuit by letting the true circuit parameter be Gaussian distributed with the nominal value as mean, and standard deviation of 0.05 (H or F). Figures 5 and 6 show the results of 2800 random instances of the SGC system, where we train the length 11 specialized LMS equalizer with parameter \( \mu = 0.01 \) on 30000 symbols and measure the MSE and BER on 2e7 subsequent symbols. Each point in the plots represents the measured MSE / BER versus the norm of the deviation from the nominal parameters, i.e. \(|P - P|\), where \( P \) is the vector of 8 circuit parameters and \( \bar{P} \) is the vector of 8 nominal values. The dashed lines indicate the performance level of the system when using a classical ADC. It is clear that the performance is robust to the parameter variation, and remains better than the ADC in all cases. Similar results hold when the standard deviation of the parameters is doubled to 0.1, with a small number of instances (5 out of 1000 points for both MSE and BER) with high deviation from the nominal parameters having worse performance than the ADC.

We have proposed to throw out the standard notions of quality that guide most data converter designs and replace them with metrics that are more relevant to our goal of digital communication. In support of this view, we have demonstrated that a relaxed specification data converter, or “SGC”, is in fact competitive with and potentially better than an ADC that is “ideal” with respect to the conventional metrics. These metrics remain relevant even for the design of low complexity systems, and they help elucidate wiggle room in the circuit specifications where the standard metrics indicate that no such room exists. Much further work remains, including study of quantization effects, further analysis of process variation sensitivity, completely different SGC architectures, and figures of merit to further facilitate comparisons between converter designs.
5. REFERENCES


