System-driven Metrics for the Design and Adaptation of Analog to Digital Converters

Rajan Narasimha*, Georg Zeitler§, Naresh Shanbhag†, Andrew C. Singer‡, and Gerhard Kramer§

*Texas Instruments, ln.rajan@ti.com
†Inst. for Communications Engineering, Technische Universität München, Germany, {georg.zeitler,gerhard.kramer}@tum.de
‡Dept. Electrical and Computer Engineering, University of Illinois at Urbana Champaign, {shanbhag,acsinger}@illinois.edu

Abstract—In this paper, we review recent advances in the design of ADCs that exploit system-driven metrics, such as the bit-error rate in a communication link, or mutual information in a scheme employing forward error correction. We show, for example, that ADCs can be designed that maximize the information rate between the quantized output of the channel and the input to the channel for communication links with intersymbol-interference and additive noise. These ADCs dramatically outperform (in terms of achievable information rates) traditional ADC design methods that are based on fixed uniform quantization. Architectures are also developed for ADCs such that system-metrics can be used to dynamically adapt the structure of the ADC to optimize application meaningful criteria, such as bit-error rate for communication over intersymbol interference links.

I. INTRODUCTION

Analog-to-digital converters (ADCs) form the heart of the front-end of many signal processing systems, spanning such applications as communication links, sensor networks, remote sensing, and biomedical applications. For decades, the design of such systems has been driven by metrics that permit system-agnostic designs to be created and refined that enable circuit designers to proceed with the design of an ADC unaware of the applications for which they will ultimately be used. As a result, metrics such as spurious free dynamic range (SFDR) and total harmonic distortion (THD) tend to drive design decisions that often lead to orders of magnitude more complexity and power consumption in the analog front-end than is necessary. In high-speed systems (e.g., in excess of 10 Gb/s), low-power ADCs are particularly difficult to design, and the effective number of bits (ENOB) usually does not exceed 4—6 [1]–[3].

In this paper, we review recent advances in the design of ADCs that employ system-metrics to configure ADC design parameters. Specifically, we present two techniques for ADC design in communication links with intersymbol-interference and additive noise (Fig. 1): (a) maximize the information rate (IR) between the quantized channel output and the channel input (Section III), and (b) ADC-design to minimize the bit error-rate (BER) (Section IV). The IR-maximizing ADC gives a bound on achievable performance in a link with error correction, whereas the BER-optimal ADC presents a practical technique to approaching this bound. Further, we demonstrate a BER-optimal ADC in concert with both a tapped-delay line linear equalizer and look-up table (LUT)-based detector. Finite precision analysis demonstrates that LUT-based detectors actually reduce digital post-processing power and area up to 75% in a 45 nm CMOS process. Additionally, an adaptive, approximate minimum BER algorithm that can determine the BER-optimal reference levels for high-speed links employing a flash ADC architecture is presented.

II. SYSTEM MODEL

We consider digital transmission over a discrete-time channel with intersymbol interference (ISI) and additive white Gaussian noise (AWGN), such that the channel output is

\[ X_c[n] = \sum_{i=0}^{M-1} h[i] B[n-i] + V[n], \quad n = 1, 2, \ldots, k, \]  

where the input bits \( B[n] \in \{ \pm 1 \} \) are equally likely, independent, and identically distributed (i.i.d.). The channel has \( M \) fixed real coefficients \( h[i] \), and we define the state of the channel as \( S[n] = B[n-M+2], B[n-M+3], \ldots, B[n] \). The noise \( V[n] \sim \mathcal{N}(0, \sigma^2) \) satisfies \( \mathbb{E}[V[n]V[n']] = \sigma^2 \delta_{nn'} \), and the signal-to-noise ratio (SNR) is defined as \( \text{SNR} = \sum_{i=0}^{M-1} h[i]^2 / \sigma^2 \). At the receiver, the channel output \( X_c[n] \) is quantized using an ADC, modeled as scalar quantization with \( N \) quantization regions. Employing a quantization function \( Q_1 : \mathbb{R} \rightarrow X \), where \( X = \{ 0, 1, \ldots, N-1 \} \) is the finite set of quantization indices, we have that \( X[n] = Q_1(X_c[n]) \) is the quantizer output. Throughout, it is assumed that the receiver has perfect channel state information, and we refer to [4] for the channel estimation problem with low-precision ADCs.

III. MAXIMUM INFORMATION RATE ADCS

The information rate of the ISI channel (1) combined with scalar quantization is defined as (cf. [5, Theorem 4.6.4])

\[ I(B; Q_1(X_c)) = \lim_{k \to \infty} \frac{1}{k} \mathbb{I}(B^k; X^k|S[0]) \]

\[ = \lim_{k \to \infty} \frac{1}{k} \left[ H(X^k|S[0]) - H(X^k|B^k, S[0]) \right]. \]
Here, $X^k$ denotes the sequence $\{X[1], \ldots, X[k]\}$. For a fixed channel and a fixed quantizer, the entropy $H(X^k|S[0])$ can be computed efficiently with the forward recursions of the BCJR-algorithm on the trellis of the channel [6], and $H(X^k|B^k, S[0]) = k H(X[1]|B[1], S[0])$ can be calculated using $Q_1$. Consequently, the information-rate maximizing quantization function with $N$ quantization regions can be found by solving

$$\sup_{Q_1: \mathbb{R} \to \mathcal{X}} I(B; Q_1(X_c)) \quad \text{s.t.} \quad |\mathcal{X}| = N, \quad (3)$$

which seems hard to solve since $k$ tends to infinity in (2), and since (3) is a functional optimization over the quantization function $Q_1$. We therefore solve an approximation of (3) by lower bounding $I(B; Q_1(X_c))$ for $K = \{0, 1, 2, \ldots\}$ as [7, Lemma 1]

$$I(B; Q_1(X_c)) \geq \lim_{K \to \infty} \frac{1}{K} \sum_{i=1}^{K} I(B[i]; X_i^{i+K} | B_i^{-1} \setminus M+1), \quad (4)$$

and by discretizing the continuous observation $X_c[i]$ at high resolution, yielding the discrete variable $X_c[i] \in \mathcal{X}$. With $\tilde{X}[i] = Q_1(X_c[i])$, an approximation of (3) becomes

$$\bar{I} = \max_{Q_1: \mathbb{R} \to \mathcal{X}} I(B[i]; X_i^{i+K} | B_i^{-1} \setminus M+1) \quad \text{s.t.} \quad |\mathcal{X}| = N, \quad (5)$$

which we solve with an iterative algorithm [7] that can be viewed as a modification of the bottleneck-iterative algorithm [8].

As an example of such an optimization, suppose the channel is $h = [h[0], h[1], h[2]]^T = [0.5, 0.707, 0.5]^T$ [9]. Table 1 summarizes the characteristics of 1-bit/sample ($N = 2$) quantizers for various SNRs obtained from our iterative quantizer design algorithm for $K = 2$. Evidently, at low SNR, the optimal single-bit quantizer for that channel has a single threshold at zero (and is therefore equivalent to a simple slicer). At high SNR, however, such a slicer is suboptimal, and is outperformed by a single-bit quantizer with discontinuous quantization regions. The advantage from information rate optimized quantization is further illustrated in Fig. 2, where we show information rates versus the SNR for the same channel. Here, the gain from optimized quantization is most pronounced at high SNR, since the information rate of the slicer saturates at about 0.76, while an information rate of 1 can be achieved with optimized single-bit quantization at high SNR.

### IV. BER Optimal ADC: Design

Turning to quantization based on a detection criterion, we represent the quantizer output using $N$ levels $r = [r_1, \ldots, r_N]^T$ defined by $N - 1$ thresholds $t = [t_1, \ldots, t_{N-1}]^T$, non-uniformly spaced, using a BER metric. In the system presented in Fig. 1, the equalizer output $\tilde{b}[n]$ is given by

$$\tilde{b}[n] = \text{sgn}(y[n]) = \text{sgn} \left( \sum_{j=0}^{L-1} c[j]x[n - j] \right). \quad (6)$$

An error is made when $\tilde{b}[n] \neq b[n]$ (assuming $D = 0$), so the BER is computed by averaging over all possible values of $y[n]$, and hence all vectors $x_n = [x[n], x[n-1], \ldots, x[n-L+1]]^T$ such that $\tilde{b}[n]$ produces an error at the slicer:

$$\text{BER} = P\{b[n] \neq \tilde{b}[n]\} = \sum_{y[n]} \left| P\{y[n]\} \frac{1}{2} \left( 1 - b[n] \tilde{b}[n] \right) \right| = \sum_{x_n} \left( \prod_{j=0}^{L-1} P\{x[n-j] = r_k\} \right) \frac{1}{2} \left( 1 - b[n] \tilde{b}[n] \right),$$

where $P\{x[n-j] = r_k\}$ is given by

$$Q \left( \frac{t_{k-1} - z[n-j]}{\sigma} \right) - Q \left( \frac{t_k - z[n-j]}{\sigma} \right), \quad (8)$$

$P\{\bullet\}$ signifies the probability of an event, and $Q(\bullet)$ is the Gaussian $Q$-function. A BER-optimal ADC is one where $r$ and $t$ are chosen to minimize (7).

A closed form expression for the BER optimal parameters of the ADC, $r$ and $t$, is difficult to obtain due to the highly non-linear objective function. Therefore, we employ a gradient descent technique to determine the parameters. The following update equations are used to compute $r$ iteratively. For the $i$-th iteration of the algorithm, we have

$$\text{BER} = f(h, r, t, c, \sigma)$$

$$r_i = r_{i-1} + \mu \left( \frac{\partial \text{BER}}{\partial r} \right)_{r=r_{i-1}} \approx r_{i-1} + \mu \left( \frac{\Delta \text{BER}}{\Delta r} \right)_{r=r_{i-1}} \quad (9)$$

![Fig. 2. Rates for $h = [0.5, 0.707, 0.5]^T$; all quantizers have 1 bit/sample.](image)
A. Simulation Results

We now review simulation results comparing a uniform ADC and a BER-optimal ADC for a 20" FR-4 channel carrying 10 Gb/s data and employing linear equalization ([11] also includes a comparison with Lloyd-Max quantization). The received signal distribution and ADC output levels at 32 dB SNR are shown in Fig. 3(a). We observe that the 3-bit BER-optimal ADC is significantly better than the 3-bit uniform ADC as shown in Fig. 3(b). In this case, performance of the 3-bit uniform ADC does not improve with increasing SNR due to quantization noise. Compared to a 3-bit uniform ADC, a shaping gain $S_G$ is too large to be quantified; compared to a 4-bit uniform ADC, $S_G(BER = 10^{-15}) = 3$ dB. In the next section, we compare two architectures to implement the equalizer that follows the BER-optimal ADC.

B. Fixed Equalizer Architectures for BER-aware ADC

The representation of the ADC output values is tied to the implementation of the equalizer. Since the quantization levels are no longer uniform, changes in the digital output correspond to different changes in the input. An equalizer employing linear operators cannot operate directly on such digital outputs. To address this issue, two equalizer architectures are considered (cf. Fig. 4): a) a look-up table-based [11], and b) a tapped-delay line linear equalizer (LE). The LUT-based equalizer operates directly on the $L$ ADC samples, $x_{enc}[k]$, each represented with $B_x$ bits, in order to make the decision $\tilde{b}[k]$. The tapped-delay line LE first maps $x_{enc}[k]$ to $x[k]$ with $B_x$ bits ($B_x > B_z$), so that the mapping $x(t) \rightarrow \tilde{x}[k]$ is closer to linear.

We now compare the complexities of the two detection techniques following the BER-optimal ADC proposed in Fig. 4. Both architectures were synthesized using Nangate’s 45 nm cell library [11],[13]. For the channel with receive signal distribution shown in Fig. 3(a), two design points in the plots, corresponding to 24 and 32 dB SNR are synthesized and compared. From Table II, which presents area and power estimates, we see that the LUT-based equalizer is in fact much simpler than the tapped delay-line LE, indicating BER-optimal ADCs can be realized with minimal complexity impact. At low SNR for the ISI channel considered, the detector architecture based on the tapped delay-line LE occupies $360 \mu m^2$, while the area of the LUT-based equalizer is only $100 \mu m^2$. This represents an area reduction of 74 %. Detector power consumption reduces from 82 $\mu W$ to about 27 $\mu W$, representing a 67 % reduction. For high SNR, area and power reduce by 76 % and 73 %, respectively. A global voltage of 0.95 V and operating clock frequency of 400 MHz were used in this evaluation.

V. ADAPTIVE MINIMUM BER ADC REFERENCE LEVEL ALGORITHM (AMBER-ADC)

In this section, we develop the AMBER algorithm for adapting ADC reference levels, analogous to the development
of AMBER for equalizer coefficients [14]. The BER, given by (7), is a non-smooth function of \( c \) and \( r \). In order to develop an adaptation algorithm for reference levels, we assume that the equalizer coefficients are fixed at \( c \). The slicer input \( y[k] \) and the slicer error \( e[k] \) are given by

\[
y[k] = c^T x[k]
\]
\[
e[k] = b[k] - \sum_{j=0}^{L-1} c[j] x[k-j].
\]

(11)

Therefore,

\[
\mathbb{E}[e^2[k]] = \mathbb{E} \left[ \left( b[k] - \sum_{j=0}^{L-1} c[j] x[k-j] \right)^2 \right].
\]

(12)

The gradient of the expected squared error taken with respect to the reference levels can be written as

\[
\frac{\partial \mathbb{E}[e^2[k]]}{\partial r_n} = -2 \mathbb{E} \left[ e[k] \sum_{j \in J_n[k]} c[j] \right],
\]

(13)

where \( J_n[k] = \{ j : x[k-j] = r_n \} \). Approximating the gradient of MSE from (13) by its stochastic counterpart and taking the sign of the error \( e[k] \), we obtain

\[
r_n[k+1] = r_n[k] + \mu_r \text{sgn}(e[k]) \sum_{j \in J_n[k]} c[j],
\]

(14)

where \( \mu_r \) is the step-size for the reference level update. The thresholds are updated as

\[
t_i = \frac{r_i + r_{i+1}}{2}, \quad \text{for } i = 1, \ldots, N.
\]

(15)

Analogous to the method employed for equalizer updates [14], the signed LMS algorithm (14) for ADC reference levels can be modified as follows, to obtain an algorithm for reference levels:

\[
r_n[k+1] = r_n[k] + \mu_r I[k] \text{sgn}(e[k]) \sum_{j \in J_n[k]} c[j].
\]

(16)

To evaluate the algorithm, the equalizer coefficients are initialized to \( c = c_{opt} \). In practice, \( c \) can be initialized to \( [0, \ldots, 0, 1, 0, \ldots, 0]^T \), and the coefficients can be updated using either the LMS or AMBER algorithm with the reference levels uniformly spaced. Once the equalizer coefficients converge, the reference levels can then be updated by choosing a small step-size \( \mu_r \) due to the sensitivity of BER to reference levels. A practical implementation of the algorithm would require a high resolution DAC for the comparator thresholds. A grid of initial conditions was explored, and the best performance gains quantified. Fig. 5 compares the BER calculated using AMBER and the optimal reference level settings for a 3-bit BER-optimal ADC. The reference levels were initially uniformly spaced spanning half the dynamic range, i.e., \( -V_{max}/2 \) to \( V_{max}/2 \). The BER was evaluated after \( 4 \times 10^5 \) bit periods. Fig. 5 demonstrates that AMBER achieves the shaping gains predicted in Fig. 3(b) (cf. [11]). We carried out simulations up to an SNR of 28 dB to keep the simulation feasible.

### TABLE II
COMPARING COMPLEXITY OF LUT-BASED EQUALIZER WITH LE.

<table>
<thead>
<tr>
<th>SNR (dB)</th>
<th>Cell Area (μm²)</th>
<th>Power (μW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>24 (LUT)</td>
<td>100</td>
<td>27</td>
</tr>
<tr>
<td>24 (LE)</td>
<td>360</td>
<td>82</td>
</tr>
<tr>
<td>32 (LUT)</td>
<td>100</td>
<td>27</td>
</tr>
<tr>
<td>32 (LE)</td>
<td>425</td>
<td>101</td>
</tr>
</tbody>
</table>

Fig. 5, Performance evaluation of AMBER algorithm for reference level updates.

### REFERENCES


