A LOSSLESS CONDITION OF LIFTING DWT FOR SPECIFIC DC VALUES

Masahiro IWAHASHI and Hitoshi KIYA

Nagaoka University of Technology Niigata, 980-2188, Japan.

Tokyo Metropolitan University Tokyo, 191-0065, Japan.

ABSTRACT

This report theoretically derives a condition on the word length of coefficients and signals such that the irreversible 9-7 discrete wavelet transform (DWT) in JPEG 2000 becomes lossless for a constant valued (DC) input signal. Under the condition, the output signal contains no error in spite of rounding of coefficients and signals inside the DWT circuit. We have previously analyzed the condition for any value of DC signals. However, it was too strict and the word length under the condition was redundant for a practical case. In this report, we derive a new condition for a specific DC value and show that the minimum word length is halved under the new condition.

Index Terms—image, wavelet, coding, lossless

1. INTRODUCTION

Since the JPEG 2000 based on the discrete wavelet transform (DWT) has been adopted as an international standard for digital cinema, high speed and low power implementation of the DWT has been becoming an issue of great importance [1-4]. In design of the DWT, its coefficients and signals are assumed to be real numbers. However, in implementation, they are rounded to rational numbers so that they are expressed with finite word length representation. Therefore it is inevitable to have the rounding errors inside the DWT circuit [5-7].

In this report, we theoretically analyze the condition on the word length of coefficient values and signal values such that the irreversible 9-7 DWT becomes lossless for a constant valued input signal (DC signal). Under the condition, the output signal of the DWT contains no error (DC lossless). This property is considered to be effective for the white balancing of an image processing system [8,9].

In conventional analysis, the error due to shortening the word length of signals (signal error) was described as additive to the signal [5]. It was treated as an independent and uniformly distributed white signal. On the other hand, the error of coefficients (coefficient error) was described as multiplicative to the signal and evaluated with the sensitivity [6]. We have analyzed the errors of a new class of the lifting DWT [7]. However, all of them treated the signal error and the coefficient error independently and their mutual effect has not been well studied.

In this report, introducing a new model which shifts the coefficient error to the signal error, we take their mutual effect into account. We have previously analyzed the condition for any value of DC signals [9]. However, it was too strict and the word length under the condition was redundant for a practical case. In this report, we derive a new condition for a specific DC value. We also show that the minimum word length is halved under the new condition.

2. DC LOSSLESS DWT AND ITS WORD LENGTH

2.1. Irreversible 9-7 DWT

Fig.1 illustrates the irreversible 9-7 DWT in the JPEG 2000 [1]. The input signal $x(n), n=\{1,2,\ldots,N\}$ is transformed to the band signals $y_1(m)$ and $y_2(m), m=\{1,2,\ldots,N/2\}$. These are backward transformed to reconstruct the signal $w(n)$. In the figure, $z^{-1}$ and $\downarrow 2$ indicate the delay and the down sampler respectively. The coefficients $c_i, i\in\{1,2,\ldots,6\}$ of multipliers are designed as real numbers. In implementation, their word lengths are shortened. The fraction part of a signal value is also truncated to $F_S, F_{b} or F_{x} [\text{bit}]$ by the rounding operation illustrated as a circle in the figure.

2.2. Word Length and Rounding Error

In this report, we use the rounding operation defined as

$$R_{F_S}[s] = \lfloor s' \rfloor = (s'-s' \mod 1) \in \mathbb{Z}, \quad s' = s + 2^{-1}$$

as an example. The operation $R_{F_S}[\ ]$ shortens the fraction part of the word length of a signal value $s$ into $F_S [\text{bit}]$. It also generates the error:

$$\Delta_{F_S}[s] = s - R_{F_S}[s].$$

Denoting the integer part as $I_S [\text{bit}]$, the word length $W_S [\text{bit}]$ of a signal $s$ is defined as

$$W_S = I_S + F_S + 1 [\text{bit}]$$
including 1 [bit] for the sign part. Similarly, the word length \( W_C [\text{bit}] \) of a coefficient \( c \) is defined as
\[
W_C = I_C + F_C + 1 \ [\text{bit}].
\]

(4)

Especially, in this report, we utilize the property [9]:
\[
\begin{align*}
R_{F_s}[s]2^{F_s} &= p \in \mathbb{Z} \text{ and } |\Delta F_s[s]| \leq 2^{-1-F_s} \text{ for } \forall s \\
|\Delta F_s[s]| &\leq p \iff |s| < (p + 2^{-1})2^{-F_s} \text{ for } \forall s \\
s2^{F_s} \in \mathbb{Z} \Rightarrow R_{F_s}[s+t] = s + R_{F_s}[t]
\end{align*}
\]

(5)

to analyze the DC lossless condition on the word length.

\[ 
\begin{align*}
\text{(a) Forward transform} & \quad & \text{(b) Backward transform} \\
\text{(c) New model I} & \quad & \text{(d) New model II}
\end{align*}
\]

Fig. 1 Irreversible 9-7 DWT.

\[ 
\begin{align*}
\text{(a) Multiplier.} & \quad & \text{(b) Conventional model.} \\
|c^*| \leq 2^{F_s} & \quad & |c^*| \leq 2^{F_s}
\end{align*}
\]

Fig. 2 A multiplier in the DWT and its models for analysis.

2.3. DC Lossless DWT

In an image processing system, an input signal is processed through a camera, a pair of an encoder and a decoder, and a display. When the camera and the display are adjusted, a white balancing signal, which is equivalent to a constant valued signal or a DC signal, is commonly used [8]. In this case, it is desirable that the encoder and the decoder do not generate any loss in its output signals.

In this report, we define the loss as the difference between the output signal of the DWT with infinite word length and that of the DWT with shortened word length. For DC input, when the output of the backward transform (reconstructed signal) \( w(n) \) becomes lossless, and also the output of the forward transform (band signal) \([y_1(m), y_2(m)]\) becomes lossless, we refer to it as the DC lossless.

3. ANALYSIS ON WORD LENGTH CONDITION

3.1. Shifted Error Model for Analysis

Fig. 2 (a) illustrates a multiplier in the DWT circuit. A coefficient value \( c \) designed as a real number is rounded to a rational number \( c^* \) in implementation. The fraction part of both the input signal \( s \) and the output signal \( s' \) is rounded to \( F_s \) [bit]. These are denoted as

\[
\begin{align*}
\{s' = R_{F_s}[c^*s], s2^{F_s} & \in \mathbb{Z} \\
c^* = c - \Delta c, c^* = R_{F_s}[c], \Delta c = \Delta F_s[c]
\end{align*}
\]

(6)

A conventional model for error analysis is illustrated in Fig. 2 (b). It describes the coefficient error \(-\Delta c \cdot s\) as multiplicative to the signal \( s \) [6], and the signal error \( e' \) as additive [5]. These are treated independently as

\[
s' = cs - \Delta c \cdot s + e', s2^{F_s} \in \mathbb{Z}, \quad |e'| \leq 2^{-1-F_s}.
\]

(7)

On the contrary, as illustrated in Fig. 2 (c), we describe the coefficient error \( e'' \) as

\[
\begin{align*}
s' &= R_{F_s}[cs] + e'' \quad s2^{F_s} \in \mathbb{Z} \\
e'' &= R_{F_s}[-\Delta F_s[cs] - \Delta F_s[c]s]
\end{align*}
\]

(8)

We utilized the fact that the coefficient error \( e'' \) is observed as additive to the signal when both of the coefficients and signals are rounded. It should be noticed that \( e'' \) in Eq.(8) is not an approximation but a strictly described value. This model can be denoted as

\[
\begin{align*}
s' &= cs + e, s2^{F_s} \in \mathbb{Z} \\
e &= e' + e'' \\
e' &= -\Delta F_s[cs] \\
e'' &= R_{F_s}[-\Delta F_s[cs] + \Delta F_s[cs] + \Delta F_s[cs]]
\end{align*}
\]

(9)

as illustrated in Fig. 2 (d). Finally, the coefficient error \( e'' \) is shifted to the signal error \( e \) (shifted error) and it becomes possible to derive the word length condition considering mutual effect of the coefficient error and the signal error.
3.2. DC Equivalent Circuit

When the input is restricted to DC signals, \( x(n) \) can be described as a scalar \( x \) independent of \( n \). The delay \( z^{-1} \) can be treated as 1 and \((1+z^{-1})\) can be replaced by 2. Therefore, instead of the circuits in Fig.1, we use the equivalent circuits for DC signals in Fig.3 to derive the condition.

In Fig.3 (a), a scalar \( x \) with \( F_x \) [bit] fraction part is multiplied by the rational numbers \( c_i \) and rounded to \( F_x \) [bit]. Finally, the signals are rounded to \( F_y \) [bit] at its output to produce the band signals \([y_1 \, y_2]\). The shifted errors inside the circuit are described as

\[
e_i = e_i'' + e_i''' , \quad i \in \{1,2,3,4,5,6\}
\]

\[
\begin{align*}
e_i'' &= -\Delta F_x [c_i s_i], \\
e_i''' &= R_{F_x} \left[ \Delta F_x [c_i s_i] - \Delta F_x [c_i] s_i \right],
\end{align*}
\]  

where

\[
\begin{bmatrix}
s_1 \\
s_2 \\
s_3 \\
s_4 \\
s_5 \\
s_6
\end{bmatrix} = \begin{bmatrix}
2x \\
2(x+s') \\
2(x+s') \\
2(x+s') \\
2(x+s') \\
2(x+s')
\end{bmatrix}.
\]

For the backward transform in Fig.3 (b), signals and errors are similarly described as

\[
\begin{align*}
f_i &= f_i'' + f_i''', \quad i \in \{1,2,3,4,5,6\}
\end{align*}
\]

\[
\begin{align*}
f_i'' &= -\Delta F_x [c_i t_i], \\
f_i''' &= R_{F_x} \left[ \Delta F_x [c_i t_i] - \Delta F_x [c_i] t_i \right]
\end{align*}
\]  

where

\[
\begin{bmatrix}
t_1 \\
t_2 \\
t_3 \\
t_4 \\
t_5 \\
t_6
\end{bmatrix} = \begin{bmatrix}
2(t_3-t'') \\
2(t_4-t'') \\
2(t_3-t'') \\
2(t_4-t'') \\
2(t_3-t'') \\
2(t_4-t'')
\end{bmatrix}.
\]

3.3. Condition on Word Length for DC Lossless DWT

In Fig.3(a), the shifted errors in Eq.(10) are accumulated in the circuit. When the accumulated errors are nullified by the rounding at output of the transform, the DWT becomes DC lossless. In the figure, \( Y_{12} = [y_1 \, y_2]^T \) is described as

\[
Y_{12} = R_{F_x} \left[ I_U e_6 + I_L e_5 + K(I_U e_4 + H_4(I_L e_3 + H_3(I_U e_2 + H_2(I_L e_1 + H_1 I_U x))) \right]
\]  

where

\[
I_U = [1 \, 0]^T , \quad I_L = [0 \, 1]^T, \quad I_{UL} = I_U + I_L
\]

\[
H_{e_0[1,3]} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}, \quad H_{j\in[2,4]} = \begin{bmatrix} 1 & 2c_j \\ 0 & 1 \end{bmatrix}, \quad K = \begin{bmatrix} e_6 & e_5 \\ 0 & c_5 \end{bmatrix}
\]

It is described with the shifted errors \( E_1 \) and \( E_2 \) as

\[
Y_{12} = R_{F_y} \left[ (H_{e_1} E_1 + H_{e_2} E_2) + KH_{4321} x \right]
\]  

In case of the DC lossless, it becomes

\[
\hat{Y}_{12} = KH_{4321} x = I_U x
\]

Therefore, from Eq.(5), the loss in the band signals becomes

\[
E_{y_{12}} = Y_{12} - \hat{Y}_{12} = R_{F_x} \left[ (H_{e_1} E_1 + H_{e_2} E_2) \right]
\]

and the DC lossless condition on the forward transform for an input DC value \( x \) is derived as

\[
[H_{e_1} E_1 + H_{e_2} E_2] < 2^{-1-F_x}
\]

Similarly, the DC lossless condition on the backward transform in Fig.3 (b) is derived as

\[
[H_{e_3} E_3 + H_{e_4} E_4] < 2^{-1-F_x}
\]

Finally, the DC lossless condition is derived as Eq.(16) and (17) for an arbitrary input DC input value \( x \).

4. SIMULATION RESULTS

We investigate the optimum word length of the coefficients and signals in the DWT which satisfy the DC lossless condition derived in 3.3.
The bold lines in Fig.4 indicate the theoretical lower bound of the word length for any kind of input DC value $x$. It is derived by applying the property in Eq.(5) to the condition Eq.(16) and Eq.(17) [9]. It is described as

$$-\log_2(2^{-\Delta W_c} + 2^{-\Delta W_s}) > G_E \text{ [bit]}$$

(18)

where

$$[\Delta W_c, \Delta W_s] = [F_c - I_S, F_S], \ G_E = 2.66.$$  

Focusing on the case where the cost function $J(F_c+F_s)$ is minimized as an example, the theoretical curve in Fig.4 (a) shows that the optimum word length must satisfy $F_c > 3.66$ and $F_c > 11.66$ for the 8 bit system with $(I_S, F_S) = (8, 0)$, namely $(F_S, F_c) = (4, 12)$ and $J=16$ [bit] are the theoretically derived optimum word length for any possible value of $x$.

The circles in Fig.4 (a) illustrates a pair of $(F_S, F_c)$ at which the DWT becomes DC lossless for an integer interval $[0, 255]$ (128 is initially subtracted). In this case, the optimum word length is $(F_S, F_c) = (2, 12)$. Note that the word length of signals $F_S$ is shortened from 4 to 2 [bit].

The circles in Fig.4 (b) and (c) illustrate the points for a black value ($x=16$) and a white value ($x=235$) in the 8 bit system [10]. These results are summarized in Table I. It is indicated that the word length is shortened by restricting the input value to specific values. For example, the optimum word length is $(F_S, F_c) = (3, 9)$ for the black value and the white value in the 8 bit system. Comparing to the case of $(F_S, F_c) = (4, 12)$, the cost function $J$ is reduced from 16 to 12 [bit]. When the input value is restricted to only the black value, $(F_S, F_c) = (0, 8)$ with $J=8$ [bit]. It is indicated that the word length cost $J$ can be halved for a practical case.

### 4. CONCLUSIONS

Introducing a new model which shifts the coefficient error to the signal error and utilizing the nullification of the accumulated errors, we theoretically derived the condition on the word length of signals and coefficients for the DC lossless DWT. It is indicated that the minimum cost function of the word length is halved by restricting the input DC value to a specific value in a practical case.

### 5. REFERENCES


---

**Table I** The optimum word length for the DC lossless DWT.

<table>
<thead>
<tr>
<th>input DC values</th>
<th>signals coefficients</th>
</tr>
</thead>
<tbody>
<tr>
<td>8 bit system</td>
<td></td>
</tr>
<tr>
<td>theoretical</td>
<td>$F_S$ [bit] $F_c$ [bit]</td>
</tr>
<tr>
<td>any $x \in [0,255]$</td>
<td>4 12</td>
</tr>
<tr>
<td>$x=16$ (black)</td>
<td>0 8</td>
</tr>
<tr>
<td>$x=235$ (white)</td>
<td>3 9</td>
</tr>
<tr>
<td>theoretical</td>
<td>$F_S$ [bit] $F_c$ [bit]</td>
</tr>
<tr>
<td>any $x \in [0,1023]$</td>
<td>4 14</td>
</tr>
<tr>
<td>$x=64$ (black)</td>
<td>0 8</td>
</tr>
<tr>
<td>$x=940$ (white)</td>
<td>0 12</td>
</tr>
<tr>
<td>10 bit system</td>
<td></td>
</tr>
<tr>
<td>theoretical</td>
<td>$F_S$ [bit] $F_c$ [bit]</td>
</tr>
<tr>
<td>any $x \in [0,1023]$</td>
<td>2 13</td>
</tr>
<tr>
<td>$x=64$ (black)</td>
<td>0 8</td>
</tr>
<tr>
<td>$x=940$ (white)</td>
<td>0 12</td>
</tr>
</tbody>
</table>