A New Hardware Implementation Of The H.264
8×8 Transform And Quantization

Jeoong Sung Park
Department of Computer Engineering
Santa Clara University
Santa Clara, CA 95053, USA

Tokunbo Ogunfunmi
Department of Electrical Engineering
Santa Clara University
Santa Clara, CA 95053, USA

Abstract—H.264/AVC is the most powerful technology in video compression/transmission area because of its high coding efficiency and robustness. In this paper, we propose a new hardware architecture of 8×8 integer transform and quantization for H.264 which promises very low resource utilization. In the architecture, each pixel is processed one by one on a simplified pipeline without multiplication. Thus, redundant modules, which are used for block-based or row-based parallel processing, can be reduced. Experimental results show that it can reduce resource usage 30% compared to previously proposed models. It can be used for mobile applications. It covers a wide range of parameters as well.

Index Terms—H.264, integer transform, quantization

I. INTRODUCTION

The continuing development of digital video coding has produced ITU-T H.264/MPEG-4 (Part 10) Advanced Video Coding (commonly referred as H.264/AVC). It provides gains in compression efficiency of up to 50% over a wide range of bit rates and video resolutions compared to previous standards [1]. Besides, network friendliness and good video quality at high and low bit rates are important features that distinguish H.264 from other standards.

Actually, the initial H.264 specification adopted an integer approximation of 4×4 [2]. But, the 4×4 block is not enough for SD resolutions and above. That is, when larger than 4×4 transforms are used, significant compression performance gains have been reported at Standard Definition (SD) and High Definition (HD) resolutions [3]. Thus, a new integer transform of 8×8 was proposed in the Fidelity Range Extensions (FRExt) to be added to the existing specification. Using an 8×8 transform in addition to the 4×4 transform in H.264/AVC, a roughly 10% bit-rate reduction can be achieved across a wide range of content and coding parameters [10]. However, these advantages have resulted in additional complexity to the H.264/AVC. To avoid the large complexity, [9]-[11]. It consists of only adds and shifts without any multiplication.

This ongoing technical evolution has accelerated the development of system-on-chip (SoC) platform to support compactness, low power, robustness, cheap cost, and most importantly, real-time operation [4]. To implement DCT and quantization blocks for H.264 on SoC, many efforts have been carried out.

References [5],[6] and [7] provide FPGA implementation of 4×4 transform and quantization which are targeted on the initial H.264. In [4], simplified 8×8 transform and quantization are implemented on FPGA. An architecture for adaptive block size transform for 8×8 and 4×4 is developed in [8].

Most of previous research have deployed parallel computation of either block data or row(column) data to make system speed up to satisfy real-time constraints. For example, [6] and [4] process 16 block data (for 4×4 transform) and 64 block data (for 8×8 transform) in full parallel, respectively. In [7], 4 concurrent row data (for 4×4 transform) is processed in parallel. All those implementations result in system speeds much faster than real-time requirements. However, they can not avoid deploying N redundant transform and quantization blocks, where N can be 4, 8, 16, or even 64 as the number of parallelism. Intuitively, N redundant blocks require N hardware area.

In this paper, we start from the idea that N hardware area can be reduced to just one area by adjusting N to one. As a result, we propose a minimum complexity architecture that processes 64 sequential pixel data for 8×8 transform and quantization with reduced parallelism. It does not only satisfy real-time constraints but also cover all range of parameters to support accuracy and flexibility without requiring the same redundant blocks.

This paper is organized as follows. Section II presents a brief overview of 8×8 integer transform and quantization used in this paper. Section III describes the proposed architecture and performance analysis. In Section IV, we provide implementation results. We conclude in Section V.

II. BACKGROUND

A. 8×8 Integer Transform

We follow the 8x8 integer approximation of DCT proposed in [9]-[11]. It consists of only adds and shifts without any multiplication.

The 2-D forward 8x8 transform is computed in a separable way as a 1-D horizontal (row) transform followed by a 1-D vertical (column) transform, where the corresponding 1-D transforms are given by Equation (2) and Matrix (1),

\[ W = CXC^T \]  

(1)
Matrix $C$ is specified as

$$
\begin{bmatrix}
8 & 8 & 8 & 8 & 8 & 8 & 8 & 8 \\
12 & 10 & 6 & 3 & 8 & 8 & -10 & -12 \\
8 & 4 & -4 & -8 & -8 & -4 & 4 & 8 \\
10 & -3 & -12 & -6 & 6 & 12 & 3 & -10 \\
8 & -8 & -8 & 8 & -8 & -8 & 8 & 8 \\
6 & -12 & 3 & 10 & -10 & -3 & 12 & -6 \\
4 & -8 & 8 & -4 & -4 & 8 & -8 & 4 \\
3 & -6 & 10 & -12 & 12 & -10 & 6 & -3
\end{bmatrix}
$$

(2)

Each of these 1-D transforms can be computed via fast butterfly operations as follows [10]:

Data-path 1:
- $a[0] = x[0] + x[7]$

Data-path 2:
- $b[0] = a[0] + a[3]$

Data-path 3:
- $w[0] = b[0] + b[1]$

B. $8 \times 8$ Quantization and Scaling

Based on [10], quantization and scaling is performed according to the following equation:

$$
Z_{ij} = (W_{ij} \ast MF + f \ast 2^{16+n}) >> (16 + n)
$$

(3)

where $n$ is $QP/6$. $QP$ is the quantization parameter, and $f$ is the deadzone/offset parameter with an absolute value ranging between 0 and 1/2 and with the same sign as the coefficient that is being quantized. $MF$ is a multiplication factor that depends on $m (= QP \mod 6)$ and the position $(i,j)$ of the element as follows.

$$
MF[m; i, j] = \begin{cases}
M_{m0} & \text{for } (i, j) \text{ with } (i, j) = (0, 0) \\
M_{m1} & \text{for } (i, j) \text{ with } (i, j) = (0, 1) \\
M_{m2} & \text{for } (i, j) \text{ with } (i, j) = (0, 2) \\
M_{m3} & \text{for } (i, j) \text{ with } (i, j) = (0, 3) \\
M_{m4} & \text{for } (i, j) \text{ with } (i, j) = (0, 4) \\
M_{m5} & \text{for } (i, j) \text{ with } (i, j) = (0, 5)
\end{cases}
$$

where

$$
\begin{align*}
G_0 : i &= [0, 4], j = [0, 4] \\
G_1 : i &= [0, 3, 5], j = [1, 3, 5] \\
G_2 : i &= [0, 4], j = [2, 6] \\
G_3 : i &= [1, 3, 5], j = [0, 4] \\
G_4 : i &= [2, 6], j = [0, 4] \\
G_5 : i &= [2, 6], j = [1, 3, 5]
\end{align*}
$$

The matrix $M$ is specified as:

$$
\begin{bmatrix}
13107 & 11428 & 20972 & 12222 & 16777 & 15481 \\
11916 & 10826 & 19174 & 11058 & 14980 & 142990 \\
10082 & 8943 & 15978 & 9675 & 12710 & 11985 \\
9362 & 8228 & 14913 & 8931 & 11984 & 11259 \\
8192 & 7346 & 13159 & 7740 & 10486 & 9777 \\
7282 & 6428 & 11570 & 6830 & 9118 & 8640
\end{bmatrix}
$$

(4)

III. PROPOSED ARCHITECTURE

![Fig. 1. Architecture of the proposed system](image)

We adopt architectures presented in [5] and [7], which are used for a $4 \times 4$ integer DCT and quantization system. The block diagram of the proposed architecture for $8 \times 8$ integer transform and quantization is presented in Figure 1, which contains 1-D integer transform blocks, transpose logic, quantization block, and control logic. 16-bit word length is defined in this system. This architecture clearly reflects two separate 1-D integer transforms and quantization as mentioned in Section II. $QP$ is not used as an input, which is different from [4] which suggest the hardware implementation of QP-processing block that computes $f, qbits, P0, ..., P5$ from input signal $QP$. However, that block is not necessary in terms of hardware implementation because the block does not process data but calculate parameters used for data processing in quantization block. Once the $QP$ is fixed, other parameters are also not changed. So, we assume that the QP-processing is previously done by a software.

A. 1-D integer transform block

The architecture of 1-D integer transform block is shown in Figure 2. Each input column vector of 8 pixels is input to the 1-D DCT block for 8 cycles, so transformed outputs
w0-w7 are also held for 8 cycles. However, just one out of w0-w7 is output through MUX. That is, w0, w1,...,w7 go out of the 1-D DCT in sequential order for 8 cycles. After all, 64 cycles are required to process all pixel elements in one 8x8 block. Since each pixel in one column is processed one by one, the transpose logic as shown in Figure 3 is very simple. F/F indicates a 16-bit register that consists of 16 flip flops. It converts the output column vector to the input row vector to the next 1-D DCT while working as a pipe-line memory.

B. Quantization block

Quantization block does the function of quantization and scaling presented in Section II-B. Since integer approximations of 4x4 and 8x8 DCT were proposed in [12] and [10], respectively, critical complexity of DCT were gone and forwarded to the quantization block. Even though previous researches have focused on low complexity implementation of DCT transforms with adds and shifts, there were still parallel multipliers for processing parallel output data from 2-D integer transform block. Output data from 2-D transform block have longer bit widths than system input data. Therefore, architecture of the quantization block needs to be considered to reduce hardware utilization of the total system. In our proposed model, only one multiplication is required because the input data are sequential. We also prevent the large multiplier by replacing it with adders and shifters as shown in Fig 4. This architecture is designed to cover all multiplication factors (MF) in Equation 3. Among 36 MFs, 12,222 (10111110111110) has the largest number (11) of non zero partial products. So, eleven left shifters are needed. Control logic assigns the shift index that corresponds to each i, j, m from its look-up table. The binary tree architecture of eleven additions occupies less hardware utilization than a real multiplier even though its latency is 5.

![Fig. 2. 1-D row (column) transform block](image)

![Fig. 3. Architecture of the transpose logic](image)

![Fig. 4. Quantization block](image)

IV. SIMULATION AND RESULTS

The architecture is implemented in Verilog HDL and simulated with NC-Verilog 6.2. Synthesis are performed using Synplify Pro 9.2.4, and place and route using Xilinx ISE 10.1. The target device chosen is Xilinx Virtex-II Pro XC2VP30 FPGA. The implementation results are as shown in Table I.

<table>
<thead>
<tr>
<th>TABLE I</th>
<th>IMPLEMENTATION RESULT OF THE PROPOSED ARCHITECTURE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Technology</td>
<td>Xilinx XC2VP30-7FF896</td>
</tr>
<tr>
<td>Critical Path delay (ns)</td>
<td>8.943 ns</td>
</tr>
<tr>
<td>CLK Frequency (MHz)</td>
<td>111.8 MHz</td>
</tr>
<tr>
<td>IOs</td>
<td>553</td>
</tr>
<tr>
<td>Slices</td>
<td>1624</td>
</tr>
<tr>
<td>Slice Flip Flops</td>
<td>251</td>
</tr>
<tr>
<td>LUTs</td>
<td>2887</td>
</tr>
<tr>
<td>Global Clocks</td>
<td>1</td>
</tr>
</tbody>
</table>

The critical path measured by the place and route tool is 8.943 ns. It takes sixty four clock cycles to process a 8x8 block through the integer transform and the quantization block. Therefore the time required to process a whole frame is as follows:

\[
T_{\text{frame}} = N_{\text{block per frame}} \times T_{\text{block}} = N_{\text{pixel per frame}} \times T_{\text{block}} = N_{\text{pixel per block}} \times N_{\text{cycle}} \times T_{\text{cycle}}
\]
where \( N_{\text{cycle}} \) and \( T_{\text{cycle}} \) indicate the number of cycles and time required per cycle, respectively. Times required to encode a full HD frame of \( 1,920 \times 1,080 \) and a HDTV frame of \( 1,024 \times 768 \) are:

\[
T_{\text{HD}} = \frac{1,920 \times 1,080}{8 \times 8} \times 8.943\text{ns} \times 64 = 18.54\text{ms}
\]

\[
T_{\text{HDTV}} = \frac{1,024 \times 768}{8 \times 8} \times 8.943\text{ns} \times 64 = 7.03\text{ms}
\]

\( T_{\text{HD}} \) (18.54 ms) is 1.8 times faster than the 33.3 (ms) time required for processing each frame (assuming a refresh rate of 30 frames/sec). In the same way, \( T_{\text{HDTV}} \) (7.03 ms) is 4.7 times faster. Hence, the proposed architecture meets the real-time constraints for HD and HDTV as well as HD of 704 x 480.

As mentioned in Section I, we compare our results with [4] and [8] which implement the 8 x 8 transform and quantization on FPGA. As denoted in Table II, the number of LUTs used in the proposed design is 9.9% and 70% of that in [4] and [8], respectively. Hence, 90% and 30% can be saved by using the proposed design. The main difference between our proposed design and [4] is that we use a reduced parallel architecture without multiplication and QP-processing block included in [4]. Table II also explains that less parallelism can save more area in spite of longer latency.

| TABLE II Performance comparison with previous designs |
|---------------------------------|----------------|----------------|
| Critical path delay (ns)        | 14.598         | 12.930         |
| CLK frequency (MHz)            | 68.5           | 77             |
| LUTs                           | 29018          | 4124           |
| Parallelism                    | 64             | 8              |
| Latency                        | 1              | 16             |

V. Conclusion

We presented a new implementation of a 8 x 8 integer transform, quantization, and scaling for H.264 on a FPGA. To reduce hardware resource utilization, a reduced parallel architecture that processes sequential pixel data was developed. Experiments show that our reduced parallel architecture requires from 30% up to 90% less resources than existing designs. In the architecture, each pixel is processed one by one on a simplified pipeline without multiplication. The pixel-by-pixel processing can remove redundant modules used for block-based or row-based processing in not only the integer transform block but the quantization block. In addition, our quantization block is designed to cover all multiplication factors without using a real multiplier.

The proposed design supports most of video formats by satisfying real-time constraints. Even though it has slower speed and longer latency than previous designs, there is other remarkable advantage of lower hardware area as a trade-off. Longer latency and less hardware area can be suitable for mobile applications.

REFERENCES