ICASSP '98 Main Page General Information
Conference Schedule
Technical Program
Overview
50th Annivary Events
Plenary Sessions
Special Sessions
Tutorials
Technical Sessions
By Date |
||
| May 12, Tue | ||
| May 13, Wed | ||
| May 14, Thur | ||
| May 15, Fri | ||
By Category |
|||
| AE | ANNIV | ||
| COMM | DSP | ||
| IMDSP | MMSP | ||
| NNSP | PLEN | ||
| SP | SPEC | ||
| SSAP | UA | ||
| VLSI | |||
By Author |
||||||
| A | B | C | D | E | ||
| F | G | H | I | J | ||
| K | L | M | N | O | ||
| P | Q | R | S | T | ||
| U | V | W | X | Y | ||
| Z |
||||||
Registration
Exhibits
Social Events
Coming to Seattle
Satellite Events
Call for Papers/
Author's Kit
Future Conferences
Help
Technical Session - VLSI1 |
 |
| Session VLSI1: | VLSI Building Blocks (Poster) |
| Time and Place: | Wednesday, May 13, 3:30 pm - 5:30 pm, Ballroom 4A |
| Chair: | J. McCanny (The Queen's University of Belfast, UK) |
| 3:30 pm | VLSI1.1 A 35uW 1.1V Gate Array 8x8 IDCT Processor for Video-Telephony R. Rambaldi, A. Uguzzoni, R. Guerrieri (Universita' di Bologna, Italy); [abstract] [manuscript] |
| VLSI1.2 Discrete Cosine Transform Generator for VLSI Synthesis J. Hunter, J. McCanny (The Queen's University of Belfast, N. Ireland); [abstract] [manuscript] |
|
| VLSI1.3 A New Architecture for In-Memory Image Convolution V. Moshnyaga, K. Suzuki, K. Tamaru (Kyoto University, Japan); [abstract] [manuscript] |
|
| VLSI1.4 Reconfigurable Hardware for Efficient Implementation of Programmable FIR Filters T. Denk, C. Nicol, P. Larsson, K. Azadet (Lucent Technologies, USA); [abstract] [manuscript] |
|
| VLSI1.5 Low Power FIR Filter Realization with Differential Coefficients and Input T. Chang, C. Jen (National Chiao-Tung University, Taiwan, ROC); [abstract] [manuscript] |
|
| VLSI1.6 A New Approach to Data Conversion: Direct Analog-to-Residue Converter D. Radhakrishnan, A. Preethy (Nanyang Technological University, Singapore); [abstract] [manuscript] |
|
| VLSI1.7 Low Power Signal Processing Architectures Using Residue Arithmetic M. Bhardwaj, A. Balaram (Siemens Components Pte Ltd, Singapore); [abstract] [manuscript] |
|
| VLSI1.8 Designing Efficient Residue Arithmetic Based VLSI Correlators A. Deodhar, M. Bhardwaj (Siemens Components Pte Ltd, Singapore); C. Clarke (Submetrics, UK); T. Srikanthan (Nanyang Technological University, Singapore); [abstract] [manuscript] |
|
| VLSI1.9 Pipelined Cordic Based QRD-MVDR Adaptive Beamforming J. Ma, K. Parhi (University of Minnesota, USA); E. Deprettere (Delft University of Technology, The Netherlands); [abstract] [manuscript] |
|
| VLSI1.10 A Systolic VLSI Implementation of Kalman-Filter-Based Algorithms for Signal Reconstruction D. Massicotte (Universite du Quebec a Trois-Rivieres, Canada); [abstract] [manuscript] |
VLSI2 > |